MC10161 Binary to 1-8 Decoder (Low) The MC10161 is designed to decode a three bit input word to a one of eight line output.
The selected output will be low while all other outputs will be high.
The enable inputs, when either or both are high, force all outputs high.
The MC10161 is a true parallel decoder.
No series gating is used internally, eliminating unequal delay times found in other decoders.
This design provides the identical 4 ns delay from any address or enable input to any output.
A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1.
This system, using the MC10136 control counters, has the capability of incrementing, decrementing or holding data...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)