Part Number
|
MC10E156 |
Manufacturer
|
ON Semiconductor |
Description
|
3-BIT 4:1 MUX-LATCH |
Published
|
Apr 26, 2005 |
Detailed Description
|
com
MC10E156, MC100E156 5V ECL 3-Bit 4:1 Mux-Latch
Description
The MC10E/100E156 contains three 4:1 mu...
|
Datasheet
|
MC10E156
|
Overview
com
MC10E156, MC100E156 5V ECL 3-Bit 4:1 Mux-Latch
Description
The MC10E/100E156 contains three 4:1 multiplexers followed by transparent latches with differential outputs.
When both Latch Enables (LEN1, LEN2) are LOW, the latch is transparent, and output date is controlled by the multiplexer select controls (SEL0, SEL1).
A logic HIGH on either LEN1 or LEN2 (or both) latches the outputs.
The Master Reset (MR) overrides all other controls to set the Q outputs LOW.
The 100 Series contains temperature compensation.
Features
http://onsemi.
com
• • • • • • • • • • •
• • •
950 ps Max.
D to Output 850 ps Max.
LEN to Output Differential Outputs Asynchronous Master Reset Dual Latc...
Similar Datasheet