M68AF031A 256 Kbit (32K x 8) 5.
0V Asynchronous SRAM FEATURES SUMMARY ■ ■ ■ ■ ■ ■ ■ ■ SUPPLY VOLTAGE: 4.
5 to 5.
5V 32K x 8 bits SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIME: 55, 70ns LOW STANDBY CURRENT LOW VCC DATA RETENTION: 2V TRI-STATE COMMON I/O AUTOMATIC POWER DOWN PACKAGES – SO28, PDIP28, TSOP28 Standard and Reverse Pinout.
– TSOP28 Standard Available in Lead-Free Version Figure 1.
Packages SO28 (MS) 28 1 PDIP28 (B) TSOP28 (N) 8 x 13.
4mm TSOP28 (NS) 8 x 13.
4 mm (Reverse) November 2004 1/22 M68AF031A TABLE OF CONTENTS FEATURES SUMMARY .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
1 Figure 1.
Pa...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)