Features • Incorporates the ARM926EJ-S™ ARM® Thumb® Processor – DSP Instruction Extensions – ARM Jazelle® Technology for Java® Acceleration – 16 Kbyte Data Cache, 16 Kbyte Instruction Cache, Write Buffer – 210 MIPS at 190 MHz – Memory Management Unit – EmbeddedICE™, Debug Communication Channel Support – Mid-level implementation Embedded Trace Macrocell™ • Additional Embedded Memories – 32 Kbytes of Internal ROM, Single-cycle Access at Maximum Bus Speed – 160 Kbytes of Internal SRAM, Single-cycle Access at Maximum Processor or Bus Speed • External Bus Interface (EBI) – Supports SDRAM, Static Memory, NAND Flash and CompactFlash® • LCD Controller – Supports Passive or Active Displays – Up to 16...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)