QT1M Device Quad T1 Mapper TXC-04251 DATA SHEET FEATURES • Add/drop four 1.
544 Mbit/s signals from an STS-1, an STS-3/AU-3, or an STM-1 VC-4 • Independent add and drop bus timing modes • Selectable AMI or B8ZS positive/negative rail or NRZ T1 interface.
Performance counter provided for coding violations • Digital desynchronizer reduces systemic jitter in the presence of multiple pointer movements.
A register is also provided to control the internal FIFO leak rate • Drop buses are monitored for parity, loss of clock, upstream AIS and H4 multiframe errors • Performance counters are provided for VT/TU pointer movements, BIP-2 errors and Far End Block Errors (FEBEs) • VT/TUs are monitored for Lo...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)