m o .
c U 4 t e e FEATURES h S a at .
D w w w L4M Device Level 4 Mapper TXC-03456 DATA SHEET DESCRIPTION The L4M device maps a 139.
264 Mbit/s asynchronous line signal into an AU-4 VC-4/STS-3c SPE signal.
The SDH/SONET signal is transmitted via the add bus with timing derived from the drop bus, add bus, or external clock source.
The L4M can compensate for up to a frame offset when using external timing and an external C1 pulse.
An option is provided to generate TOH bytes, such as the A1 and A2 framing bytes, a C1 byte, and the H1 and H2 pointer bytes only in drop bus and external timing modes.
The VC-4/SPE can be fixed to a known J1 reference when add bus timing is selected, or it can be posit...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)