Features x w High performance 64-bit microprocessor, based on the RISCore4000 – Minimized branch and load delays, through streamlined 5-stage scalar pipeline.
– Single and double precision floating-point unit – 125 peak MFLOP/s at 250 MHz – 330 Dhrystone MIPS at 250 MHz – Flexible RC4700-compatible MMU – Joint TLB on-chip, for virtual-to-physical address mapping x On-chip two-way set associative caches – 16KB instruction cache (I-cache) – 16KB data cache (D-cache) x Optional I-cache and D-cache locking (per set), provides improved real-time support x Enhanced, flexible bus interface allows simple, low-cost design – 64-bit Bus Interface option, 1000MB/s bandwidth support – 32-bit Bus Interf...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)