www.
DataSheet4U.
com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer Description The ICS527-02 Clock Slicer is the most flexible way to generate a CMOS output clock from a PECL input clock with zero skew.
The user can easily configure the device to produce nearly any output clock that is multiplied or divided from the input clock.
The part supports non-integer multiplications and divisions.
A SYNC pulse indicates when the rising clock edges are aligned with zero skew.
Using Phase-Locked Loop (PLL) techniques, the device accepts an input clock up to 200 MHz and produces an output clock up to 160 MHz.
The ICS527-02 aligns rising edges on PECLIN with FBIN at a ratio determ...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)