Part Number
|
CS5825 |
Manufacturer
|
Myson Technology |
Description
|
28:4 LVDS Receiver |
Published
|
Jul 25, 2006 |
Detailed Description
|
www.DataSheet4U.com
Century Semiconductor Inc.
GENERAL DESCRIPTION CS5825 receives four LVDS data channels and one LVDS...
|
Datasheet
|
CS5825
|
Overview
www.
DataSheet4U.
com
Century Semiconductor Inc.
GENERAL DESCRIPTION CS5825 receives four LVDS data channels and one LVDS clock channel.
Each data channel is deserialized into 7-bit parallel data bus for output.
The clock channel is used for frame sync and fed into an internal PLL that generates the 7X serial clock used in the deserializer.
A digital phase alignment circuit can generate the sampling clock of the deserializer front-end.
The frame sync clock aligned to the output 7-bit data is also output for timing reference.
CS5825 supports open-safe design of LVDS when the input is not connected to LVDS drivers and the receiver outputs are forced low.
Putting CS5825 into inhibit mode by a sh...
Similar Datasheet