com SPEAR-09-H022 SPEAr™ Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features ■ ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces 200K customizable equivalent ASIC gates (16K LUT equivalent) with 8 channels internal DMA high speed accelerator function and 112 dedicated general purpose I/Os Multilayer AMBA 2.
0 compliant Bus with fMAX 133 MHz Programmable internal clock generator with enhanced PLL function, specially optimized for E.
M.
I.
reduction 16 KB single port SRAM embedded Dynamic RAM interface: 16 bit DDR, 32 / 16 bit SDRAM SPI interface connecting serial ROM and Flash devices 2 USB 2.
0 Ho...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)