ZL50130 Ethernet Pseudo-Wires across a PSN Data Sheet Applications • Ethernet Pseudo-Wires across a Packet Switch Network Ordering Information ZL50130 PBGA -40°C to +85 °C System Interfaces • • • Flexible 32-bit host CPU interface (Motorola PowerQUICC™ II compatible) Dual address DMA transfer of packets to or from the CPU On-chip packet memory for self-contained operation Flexible, multi-protocol packet encapsulation, with support for IPv4/6, MPLS, L2TP, PWE3 Wire speed processing and forwarding of packets Packet sequencing and re-ordering where required Four classes of service with programmable priority mechanisms (WFQ and SP) Flexible classification of incoming packets at layers 2, 3, 4 an...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)