MC100EP210S 2.
5V 1:5 Dual Differential LVDS Compatible Clock Driver Description The MC100EP210S is a low skew 1−to−5 dual differential driver, designed with LVDS clock distribution in mind.
The LVDS or LVPECL input signals are differential and the signal is fanned out to five identical differential LVDS outputs.
The EP210S specifically guarantees low output−to−output skew.
Optimal design, layout, and processing minimize skew within a device and from device to device.
Two internal 50 W resistors are provided across the inputs.
For LVDS inputs, VTA and VTB pins should be unconnected.
For LVPECL inputs, VTA and VTB pins should be connected to the VTT (VCC − 2.
0 V) supply.
Designers can take ad...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)