www.
DataSheet4U.
com DATASHEET 25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 IDT74SSTUAE32866A outputs will remain low, thus ensuring no glitches on the output.
The device monitors both DCS and CSR inputs and will gate the Qn outputs from changing states when both DCS and CSR inputs are high.
If either DCS and CSR input is low, the Qn outputs will function normally.
The RESET input has priority over the DCS and CSR control and will force the outputs low.
If the DCS-control functionality is not desired, then the CSR input can be hardwired to ground, in which case, the setup-time requirement for DCS would be the same as for the other D data inputs.
Package options include 96-ball LFBGA (MO-...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)