Part Number
|
CY7C1471V33 |
Manufacturer
|
Cypress Semiconductor |
Description
|
(CY7C147xV33) 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM |
Published
|
Nov 10, 2007 |
Detailed Description
|
com
CY7C1471V33 CY7C1473V33 CY7C1475V33
72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™...
|
Datasheet
|
CY7C1471V33
|
Overview
com
CY7C1471V33 CY7C1473V33 CY7C1475V33
72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture
Features
• No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles • Supports up to 133 MHz bus operations with zero wait states • Data is transferred on every clock • Pin compatible and functionally equivalent to ZBT™ devices • Internally self timed output buffer control to eliminate the need to use OE • Registered inputs for flow through operation • Byte Write capability • 3.
3V/2.
5V IO supply (VDDQ) • Fast clock-to-output times — 6.
5 ns (for 133-MHz device) • Clock Enable (CEN) pin to enable clock and suspend operation • Syn...
Similar Datasheet