DFPADD www.
DataSheet4U.
com Floating Point Pipelined Adder Unit ver 2.
50 OVERVIEW ● Fully synthesizable, static synchronous design with no internal tri-states The DFPADD uses the pipelined mathematics algorithm to compute sum of two arguments.
The input numbers format is according to IEEE-754 standard.
DFPADD supports single precision real number.
Add operation was pipelined up to 5 levels.
Input data are fed every clock cycle.
The first result appears after 5 clock periods latency and next results are available each clock cycle.
Full IEEE754 precision and accuracy were included.
DELIVERABLES ♦ Source code: VHDL Source Code or/and VERILOG Source Code or/and Encrypted, or plain text EDIF ne...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)