August 2004 rev 2.
0 DDR 13-Bit to 26-Bit Registered Buffer ASM4SSTVF16859 off.
Note that RESETB should be supported with a Features   Differential clock signals.
Meets SSTL_2 class II specifications on outputs.
 www.
DataSheet4U.
com LVCMOS level at a valid state since VREF may not be stable during power-up.
To ensure that outputs are at a defined logic state before a stable clock has been supplied, RESETB must be held at a logic low level during power-up.
Low voltage operation: VDD = 2.
3V to 2.
7V.
Available in 64-pin TSSOP, 64-pin TVSOP, and 56-pin VFQFN packages.
 Product Description The ASM4SSTVF16859 is a universal 13/26 bit register (D F/F based), designed for 2.
3V to 2.
7V In...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)