DATA SHEET 512M bits DDR SDRAM EDD5104ADTA (128M words × 4 bits) EDD5108ADTA (64M words × 8 bits) EDD5116ADTA (32M words × 16 bits) Description The EDD5104AD, the EDD5108AD and the EDD5116AD are 512M bits Double Data Rate (DDR) SDRAM.
Read and write operations are performed at the cross points of the CK and the /CK.
This highspeed data transfer is realized by the 2 bits prefetchpipelined architecture.
Data strobe (DQS) both for read and write are available for high speed and reliable data bus design.
By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable.
It is packaged in standard 66-pin plastic TSOP (II).
Pin Configurations /xxx indicates acti...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)