PRELIMINARY DATA SHEET www.
DataSheet4U.
com 256MB Unbuffered DDR2 SDRAM HYPER DIMM EBE25UC8AAFV (32M words × 64 bits, 1 Rank) Description The EBE25UC8AAFV is 32M words × 64 bits, 1 rank DDR2 SDRAM unbuffered module, mounting 8 pieces of 256M bits DDR2 SDRAM sealed in FBGA package.
Read and write operations are performed at the cross points of the CK and the /CK.
This high-speed data transfer is realized by the 4 bits prefetch-pipelined architecture.
Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design.
By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable.
This module provides high density...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)