CY7C1522JV18, CY7C1529JV18 CY7C1523JV18, CY7C1524JV18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features ■ ■ ■ ■ ■ Functional Description The CY7C1522JV18, CY7C1529JV18, CY7C1523JV18, and CY7C1524JV18 are 1.
8V Synchronous Pipelined SRAMs, equipped with Double Data Rate Separate I/O (DDR-II SIO) architecture.
The DDR-II SIO consists of two separate ports: the read port and the write port to access the memory array.
The read port has data outputs to support read operations and the write port has data inputs to support write operations.
The DDR-II SIO has separate data inputs and data outputs to eliminate the need to ‘turnaround’ the data bus required with common I/O devices.
Access t...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)