128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O Document Title 4Bank x 2M x 16bits Synchronous DRAM Revision History Revision No.
0.
1 1.
0 1.
1 Initial Draft Final Version Correct Typo Error Page10, Page12 Correct Typo Error Page 10 : The Note for the Parameter “tOH” ( 2 - Blank ) History Draft Date Jan.
2007 Apr.
2007 July.
2007 Remark Preliminary 1.
2 Oct.
2007 This document is a general product description and is subject to change without notice.
Hynix Semiconductor does not assume any responsibility for use of circuits described.
No patent licenses are implied.
Rev.
1.
2 / Oct.
2007 1 Synchronous DRAM Memory 128Mbit (8Mx16bit) HY57V281620F(L/S)TP Series DESCRIPTION The Hynix HY57V28...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)