74LV138 3-to-8 line decoder/demultiplexer; inverting Rev.
6 — 22 July 2021 Product data sheet 1.
General description The 74LV138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7).
The 74LVC138A features three enable inputs (Y1, Y2 and E3).
Every output will be HIGH unless Y1 and Y2 are LOW and E3 is HIGH.
This multiple enable function allows easy parallel expansion of the 74LV138 to a 1-of-32 (5 to 32 lines) decoder with just four 74LV138 ICs and one inverter.
The 74LV138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes.
Inputs incl...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)