DatasheetsPDF.com

AD805


Part Number AD805
Manufacturer Analog Devices
Title Data Retiming Phase-Locked Loop
Description The AD805 is a data retiming phase-locked loop designed for Ouse with a Voltage-Controlled Crystal Oscillator (VCXO) to perform clock recovery and...
Features CLOCK RECOVERY AND 155 Mbps Clock Recovery and Data Retiming DATA RETIMING APPLICATION Permits CCITT G.958 Type A Jitter Tolerance Permits CCITT G.958 Type B Jitter Transfer Random Jitter: 0.6؇ rms Pattern Jitter: Virtually Eliminated Jitter Peaking: Fundamentally None DATA INPUT VOLTAGE CON...

File Size 307.39KB
Datasheet AD805 PDF File






Similar Datasheet

AD8099 : Data Sheet Ultralow Distortion, High Speed, 0.95 nV/√Hz Voltage Noise Op Amp AD8099 FEATURES Ultralow noise: 0.95 nV/√Hz, 2.6 pA/√Hz Ultralow distortion 2nd harmonic RL = 1 kΩ , G = +2 −92 dB at 10 MHz 3rd harmonic RL = 1 kΩ , G = +2 −105 dB at 10 MHz High speed Gain bandwidth product (GBWP): 3.8 GHz −3 dB bandwidth 700 MHz (G = +2) 550 MHz (G = +10) Slew rate 475 V/µs (G = +2) 1350 V/µs (G = +10) New pinout Custom external compensation, gain range –1, +2 to +10 Supply current: 15 mA Offset voltage: 0.5 mV max Wide supply voltage range: 5 V to 12 V APPLICATIONS Preamplifiers Receivers Instrumentation Filters Intermediate frequency (IF) and baseband amplifiers Analog-to-digital drivers Digi.

AD8092 : FEATURES Low cost single (AD8091) and dual (AD8092) amplifiers Fully specified at +3 V, +5 V, and ±5 V supplies Single-supply operation Output swings to within 25 mV of either rail High speed and fast settling on 5 V 110 MHz, −3 dB bandwidth (G = +1) 145 V/μs slew rate 50 ns settling time to 0.1% Good video specifications (G = +2) Gain flatness of 0.1 dB to 20 MHz; RL = 150 Ω 0.03% differential gain error; RL = 1 kΩ 0.03%differential phase error; RL = 1 kΩ Low distortion −80 dBc total harmonic @ 1 MHz; RL = 100 Ω Outstanding load drive capability Drives 45 mA, 0.5 V from supply rails Drives 50 pF capacitive load (G = +1) Low power of 4.4 mA per amplifier APPLICATIONS Coaxial cable drivers Ac.

AD8091 : FEATURES Low cost single (AD8091) and dual (AD8092) amplifiers Fully specified at +3 V, +5 V, and ±5 V supplies Single-supply operation Output swings to within 25 mV of either rail High speed and fast settling on 5 V 110 MHz, −3 dB bandwidth (G = +1) 145 V/μs slew rate 50 ns settling time to 0.1% Good video specifications (G = +2) Gain flatness of 0.1 dB to 20 MHz; RL = 150 Ω 0.03% differential gain error; RL = 1 kΩ 0.03%differential phase error; RL = 1 kΩ Low distortion −80 dBc total harmonic @ 1 MHz; RL = 100 Ω Outstanding load drive capability Drives 45 mA, 0.5 V from supply rails Drives 50 pF capacitive load (G = +1) Low power of 4.4 mA per amplifier APPLICATIONS Coaxial cable drivers Ac.

AD809 : a FEATURES Frequency Synthesis to 155.52 MHz 19.44 MHz or 9.72 MHz Input Reference Signal Select Mux Single Supply Operation: +5 V or –5.2 V Output Jitter: 2.0 Degrees RMS Low Power: 90 mW 10 KH ECL/PECL Compatible Output 10 KH ECL/PECL/TTL/CMOS Compatible Input Package: 16-Pin Narrow 150 Mil SOIC 155.52 MHz Frequency Synthesizer AD809 155.52 Mbps ports. The AD809 can be applied to create the transmit bit clock for one or more ports. An input signal multiplexer supports loop-timed applications where a 155.52 MHz transmit bit clock is recovered from the 155.52 Mbps received data. The low jitter VCO, low power and wide operating temperature range make the device suitable for generating a 155.

AD808 : a Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming AD808 frequency acquisition without false lock. This eliminates a reliance on external components such as a crystal or a SAW filter, to aid frequency acquisition. The AD808 acquires frequency and phase lock on input data using two control loops that work without requiring external control. The frequency acquisition control loop initially acquires the frequency of the input data, acquiring frequency lock on random or scrambled data without the need for a preamble. At frequency lock, the frequency error is zero and the frequency detector has no further effect. The phase acquisition control loop then works to ensure tha.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)