Data Sheet Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator AD9559 FEATURES Supports GR-1244 Stratum 3 stability in holdover mode Supports smooth reference switchover with virtually no disturbance on output phase Supports Telcordia GR-253 jitter generation, transfer, and tolerance for SONET/SDH up to OC-192 systems Supports ITU-T G.
8262 synchronous Ethernet slave clocks Supports ITU-T G.
823, G.
824, G.
825, and G.
8261 Auto/manual holdover and reference switchover Adaptive clocking allows dynamic adjustment of feedback dividers for use in OTN mapping/demapping applications Dual digital PLL architecture with four reference inputs (single-ended or differential) 4x2 crosspo...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)