www.
ti.
com
ADS6125, ADS6124 ADS6123, ADS6122
SLAS560A – OCTOBER 2007 – REVISED MARCH 2008
12-BITS, 125/105/80/65 MSPS ADC WITH DDR LVDS/
CMOS OUTPUTS
FEATURES
1
• Maximum Sample Rate: 125 MSPS • 12-Bit Resolution with No Missing Codes • 3.
5 dB Coarse Gain and up to 6 dB
Programmable Fine Gain for SNR/SFDR Trade-Off
• Parallel
CMOS and Double Data Rate (DDR) LVDS Output Options
• Supports Sine, LV
CMOS, LVPECL, LVDS Clock Inputs and Clock Amplitude Down to 400 mVPP
• Clock Duty Cycle Stabilizer • Internal Reference with Support for External
Reference
• No External Decoupling Required for References
• Programmable Output Clock Position and Drive Strength to Ease Data Capture
• 3.
3 V Analog an...