Part Number
|
DF424 |
Manufacturer
|
AMI |
Description
|
CMOS Gate Array |
Published
|
Mar 12, 2018 |
Detailed Description
|
')[
®
$0,+* PLFURQ &026 *DWH $UUD\
Description
DF42x is a family of static, master-slave, multiplexed scan D fl...
|
Datasheet
|
DF424
|
Overview
')[
®
$0,+* PLFURQ &026 *DWH $UUD\
Description
DF42x is a family of static, master-slave, multiplexed scan D flip-flops.
SET and RESET are asynchronous and active low.
Outputs are buffered and change state on the rising edge of the clock.
Logic Symbol DF42x
DS C SD SE R
Q Q
Truth Table C D RN SD SE SN Q QN ↑HHX LHHL ↑ L HX L H L H ↑ XHHHHH L ↑ XH L HH L H XX L XXH L H XXHXX L H L X X L X X L IL IL L X H X X H NC NC NC = No Change IL = Illegal Condition
Core Logic
HDL Syntax Verilog DF421x inst_name (Q, QN, C, D, RN, SD, SE, SN); VHDL.
.
inst_name: DF421x port map (Q, QN, C, D, RN, SD, SE, SN);
Pin Loading
Pin Name
C D RN SD SE SN
DF421...
Similar Datasheet