DS90C3202
www.
ti.
com
SNLS191D – APRIL 2005 – REVISED APRIL 2013
DS90C3202 3.
3V 8 MHz to 135 MHz Dual FPD-Link Receiver
Check for Samples: DS90C3202
FEATURES
1
•2 Up to 9.
45 Gbit/s data throughput • 8 MHz to 135 MHz input clock support • Supports up to QXGA panel resolutions • Supports HDTV panel resolutions and frame
rates up to 1920 x 1080p • LVDS 30-bit, 24-bit or 18-bit color data inputs • Supports single pixel and dual pixel interfaces • Supports spread spectrum clocking • Two-wire serial communication interface • Programmable clock edge and control strobe
select • Power down mode • +3.
3V supply
voltage • 128-pin TQFP Package • Compliant to TIA/EIA-644-A-2001 LVDS
Standard
DESCRIPTI...