HCC4724B HCF4724B
8 BIT ADDRESSABLE LATCH
.
.
.
.
.
.
.
.
.
.
.
SERIAL DATA INPUT - ACTIVE PARALLEL OUTPUT STORAGE REGISTER CAPABILITY - MASTER CLEAR CAN FUNCTION AS DEMULTIPLEXER STANDARDIZED, SYMMETRICAL OUTPUT CHARACTER 100% TESTED FOR QUIESCENT CURRENT AT 20V MAXIMUM INPUT CURRENT OF 1µA AT 18V (full package-temperature range), 100nA AT 18V AND 25oC NOISE MARGIN (full package-temperature range) = 1V AT VDD = 5V, 2V AT VDD = 10V, 2.
5V AT VDD = 15V 5V, 10V, AND 15V PARAMETRIC RATINGS MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD N.
13A, ” STANDARD SPECIFICATIONS FOR DESCRIPTION OF ’ B ’ SERIES
CMOS DEVICES ”
EY (Plastic Package)
F (Ceramic Package)
M1 (Micro Package)
C1 (Chip Ca...