HD74CDC2510B 3.
3-V Phase-lock Loop Clock Driver ADE-205-219F (Z) 7th.
Edition October 1999 Description The HD74CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver.
It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs.
The HD74CDC2510B operates at 3.
3 V VCC and is designed to drive up to five clock loads per output.
Bank of outputs provide ten low-skew, low-jitter copies of the input clock.
Output signal duty cycles are adjusted to 50 percent independent of the duty cycle at the input clock.
Bank of outputs can be e...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)