HD74HC195 4-bit Parallel-Access Shift Register Description This shift register features parallel inputs, parallel outputs, J-K serial inputs, Shift/Load control input, and a direct overriding clear.
This shift register can operate in two modes: Parallel load; shift from QA towards QD.
Paralle loading is accomplished by applying the four bits of data, and taking the Shift/Load control Input low.
The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input.
During parallel loading, serial data flow is inhibited.
Serial shifting occurs synchronously when the Shift/Load control input is high.
Serial data for this mode is entered a...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)