Part Number
|
ICS650R-27 |
Manufacturer
|
Integrated Circuit Systems |
Description
|
Networking Clock Source |
Published
|
Apr 27, 2006 |
Detailed Description
|
ICS650-27
Networking Clock Source
Description
The ICS650-27 is a low cost, low jitter, high performance clock synthesize...
|
Datasheet
|
ICS650R-27
|
Overview
ICS650-27
Networking Clock Source
Description
The ICS650-27 is a low cost, low jitter, high performance clock synthesizer for networking applications.
Using analog Phase-Locked Loop (PLL) techniques, the device accepts a 12.
5 MHz or 25 MHz clock or fundamental mode crystal input to produce multiple output clocks for networking chips, PCI devices, SDRAM, and ASICs.
The ICS650-27 outputs all have zero ppm synthesis error.
The ICS650-27 is pin compatible and functionally equivalent to the ICS650-07.
It is a performance upgrade and is recommended for all new 3.
3V designs.
See the MK74CB214, ICS551, and ICS552-01 for non-PLL buffer devices which produce multiple low-skew copies of these output cl...
Similar Datasheet