M68AW031A
256 Kbit (32K x8) 3.
0V Asynchronous SRAM
FEATURES SUMMARY s SUPPLY
VOLTAGE: 2.
7 to 3.
6V
s s s s s s
Figure 1.
Packages
32K x 8 bits SRAM with OUTPUT ENABLE EQUAL CYCLE and ACCESS TIME: 70ns LOW STANDBY CURRENT LOW VCC DATA RETENTION: 1.
5V TRI-STATE COMMON I/O AUTOMATIC POWER DOWN
SO28 (MS)
TSOP28 (N) 8 x 13.
4 mm
TSOP28 (NS) 8 x 13.
4 mm (Reverse)
October 2002
1/19
M68AW031A
TABLE OF CONTENTS SUMMARY DESCRIPTION .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
3 Figure 2.
Logic Diagram .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
3 Table 1...