MK68564 SERIAL INPUT OUTPUT .
.
.
.
.
.
.
.
.
.
.
.
.
COMPATIBLE WITH MK68000 CPU COMPATIBLE WITH MK68000 SERIES DMA’s TWO INDEPENDENT FULL-DUPLEX CHANNELS TWO INDEPENDENT BAUD-RATE GENERATORS - Crystal oscillator input - Single-phase TTL clock input DIRECTLY ADDRESSABLE REGISTERS (all control registers are read/write) DATA RATE IN SYNCHRONOUS OR ASYNCHRONOUS MODES - 0-1.
25M bits/second with 5.
0MHz system clock rate SELF-TEST CAPABILITY RECEIVE DATA REGISTERS ARE QUADRUPLY BUFFERED ; TRANSMIT REGISTERS ARE DOUBLY BUFFERED DAISY-CHAIN PRIORITY INTERRUPT LOGIC PROVIDES AUTOMATIC INTERRUPT VECTORING WITHOUT EXTERNAL LOGIC MODEM STATUS CAN BE MONITORED - Separate modem controls for each channe...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)