MM74C165 Parallel-Load 8-Bit Shift Register October 1987 Revised January 1999 MM74C165 Parallel-Load 8-Bit Shift Register General Description The MM74C165 functions as an 8-bit parallel-load, serial shift register.
Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low.
Shifting is inhibited as long as PL is low.
Data is sequentially shifted from complementary outputs, Q7 and Q7, highest-order bit (P7) first.
New serial data may be entered via the SERIAL DATA (Ds) input.
Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2.
Clock inputs may be used separately or together for combined clocking from independent sources.
Either clock ...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)