2'&+;(
®
$0,+* PLFURQ &026 *DWH $UUD\
Description
ODCHXE24 is a high performance, 24 mA, non-inverting,
CMOS-level, tristate output buffer piece with active low enable.
Logic Symbol
Truth Table
Pin Loading
ODCHXE24 EN A
PADM
EN A PADM
LL
L
LH H
HX
Z
A EN PADM
Load 3.
5 eql 6.
5 eql 4.
93 pF
HDL Syntax Verilog ODCHXE24 inst_name (PADM, A, EN); VHDL.
.
inst_name: ODCHXE24 port map (PADM, A, EN);
Power Characteristics
Parameter Static IDD (TJ = 85°C) EQLpd
See page 2-15 for power equation.
Value TBD 297.
0
Units nA Eq-load
Propagation Delays Conditions: TJ = 25°C, VDD = 5.
0V, Typical Process
Delay (ns) From
To Parameter
15
A
PA...