SPEAR-09-P022 SPEAr™ Plus600 dual processor cores Preliminary Data Features ■ ■ Dual ARM926EJ-S core @333 MHz 600 Kbyte reconfigurable logic array with 88 dedicated general purposes I/Os, 9 LVDS channels and 128 Kbyte configurable internal memory pool Multilayer AMBA 2.
0 compliant bus with fMAX 166 MHz 32 Kbyte ROM 8 Kbyte common static ram Dynamic power saving features High performance 8 channels DMA Ethernet 10/100/1000 MAC with GMII/MII Interface to external PHY USB2.
0 device with integrated PHY 2 USB2.
0 host with integrated PHY Ext.
SDRAM memory interface: – 8/16-bit (DDR1@200 MHz) – 8/16-bit (DDR2@333 MHz) Flashes interface: – Nand 8/16-bit – Serial (up to 50 Mbps) – 16 bpp DSTN panel...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)