com SSTUB32866 1.
8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev.
02 — 9 October 2006 Product data sheet 1.
General description The SSTUB32866 is a 1.
8 V configurable register specifically designed for use on DDR2 memory modules requiring a parity checking function.
It is defined in accordance with the JEDEC standard for the SSTUB32866 registered buffer.
The register is configurable (using configuration pins C0 and C1) to two topologies: 25-bit 1 : 1 or 14-bit 1 : 2, and in the latter configuration can be designated as Register A or Register B on the DIMM.
The SSTUB32866 accepts a parity bit from the memory controller...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)