DatasheetsPDF.com

74LS256

Part Number	74LS256
Manufacturer	Motorola
Description	DUAL 4-BIT ADDRESSABLE LATCH
Published	Aug 1, 2016
Detailed Description	DUAL 4-BIT ADDRESSABLE LATCH The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these includ...
Datasheet	74LS256 PDF File

Overview

DUAL 4-BIT ADDRESSABLE LATCH The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A0, A1), an active LOW Enable input (E) and an active LOW Clear input (CL).
Each latch has a Data input (D) and four outputs (Q0 – Q3).
When the Enable (E) is HIGH and the Clear input (CL) is LOW, all outputs (Q0 – Q3) are LOW.
Dual 4-channel demultiplexing occurs when the (CL) and E are both LOW.
When CL is HIGH and E is LOW, the selected output (Q0 – Q3), determined by the Address inputs, follows D.
When the E goes HIGH, the contents of the latch are stored.
When operating in the addressable latch mode (E = LOW, CL = HIGH), changing more than one bit...

Similar Datasheet

74LS20 Dual 4-Input NAND Gate - Fairchild Semiconductor
74LS20 Dual 4-input Positive NAND Gates - Hitachi Semiconductor
74LS20 Dual 4-Input NAND Gates - National Semiconductor
74LS20 DUAL 4-INPUT NAND GATE - Motorola
74LS21 DUAL 4-INPUT AND GATE - Motorola
74LS21 Dual 4-input Positive AND Gates - Hitachi Semiconductor
74LS22 DUAL 4-INPUT NAND GATE - Motorola
74LS221 Dual Monostable Multivibrators - ON Semiconductor
74LS221 Dual Non-Retriggerable One-Shot - Fairchild Semiconductor
74LS240 LOW POWER SCHOTTKY - ON Semiconductor

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)