DatasheetsPDF.com

74HC137D

Part Number	74HC137D
Manufacturer	nexperia
Description	3-to-8 line decoder/demultiplexer
Published	Dec 26, 2020
Detailed Description	74HC137 3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 5 — 4 August 2021 Product data sheet...
Datasheet	74HC137D PDF File

Overview

74HC137 3-to-8 line decoder, demultiplexer with address latches; inverting Rev.
5 — 4 August 2021 Product data sheet 1.
General description The 74HC137 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7).
The device features a latch enable (LE) and two output enable (E1, E2) inputs.
A LOW on LE causes the device to act as an active LOW decoder.
A LOW-to HIGH transition on LE stores the data that was present before the transition in the latches.
Further address changes are ignored as long as LE remains HIGH.
The output enable inputs control the state of the outputs independently of the address inputs or latch operation.
All outputs ...

Similar Datasheet

74HC131 3-to-8-line Decoder/Demultiplexer - Hitachi Semiconductor
74HC132 Quad 2-input NAND Schmitt trigger - NXP
74HC132 Quad 2-input NAND Schmitt trigger - nexperia
74HC132-Q100 Quad 2-input NAND Schmitt trigger - nexperia
74HC132D Quad 2-Input Schmitt NAND Gate - Toshiba
74HC132D Quad 2-input NAND Schmitt trigger - nexperia
74HC133 13-input NAND gate - Philips
74HC133 13-Input NAND Gate - National Semiconductor
74HC137 3-to-8 line decoder/demultiplexer - Philips
74HC137 High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer - Texas Instruments

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)