DatasheetsPDF.com

CD74HC393 Datasheet PDF

Texas Instruments
Part Number CD74HC393
Manufacturer Texas Instruments
Title Dual 4-Stage Binary Counter
Description • Fully Static Operation • Buffered Inputs • Common Reset • Negative-Edge Clocking • Fanout (Over Temperature Range) - Standard Outputs . ....
Features Description
• Fully Static Operation
• Buffered Inputs
• Common Reset
• Negative-Edge Clocking
• Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads
• Wide Operating Temperature Range -5...

File Size 0.98MB
Datasheet PDF File CD74HC393 PDF File


CD74HC393 CD74HC393 CD74HC393




Similar Ai Datasheet

CD74HC30 : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30E : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30M : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30M96 : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30MT : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30NSR : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30PW : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30PWR : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC30PWT : This device contains one independent 8-input NAND gate. Each gate performs the Boolean function Y = A ● B ● C ● D ● E ● F ● G ● H in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC30M SOIC (14) 8.70 mm × 3.90 mm CD74HC30E PDIP (14) 19.30 mm × 6.40 mm CD74HC30NS SO (14) 10.20 mm × 5.30 mm CD74HC30PW TSSOP (14) 5.00 mm × 4.40 mm CD54HC30F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 1 A 2 B 3 C 4 D 5 E 6 F 7 GND 14 VCC 13 NC 12 H 11 G 10 NC 9 NC 8 Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses ava.

CD74HC32 : • Typical Propagation Delay: CL = 15pF, TA = 25oC 7ns at VCC = 5V, • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC32 and ’HCT32 contain four 2-inpu.

CD74HC32E : • Typical Propagation Delay: CL = 15pF, TA = 25oC 7ns at VCC = 5V, • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC32 and ’HCT32 contain four 2-inpu.

CD74HC32M : • Typical Propagation Delay: CL = 15pF, TA = 25oC 7ns at VCC = 5V, • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC32 and ’HCT32 contain four 2-inpu.

CD74HC32M96 : • Typical Propagation Delay: CL = 15pF, TA = 25oC 7ns at VCC = 5V, • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC32 and ’HCT32 contain four 2-inpu.

CD74HC32MT : • Typical Propagation Delay: CL = 15pF, TA = 25oC 7ns at VCC = 5V, • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC32 and ’HCT32 contain four 2-inpu.

CD74HC354 : • HC/HCT354 - Transparent Data and Select Latches • Buffered Inputs • Three-State Complementary Outputs • Bus Line Driving Capability • Typical Propagation TA = 25oC Delay: VCC = 5V, CL = 15pF, - Data to Output = 18ns • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - .

CD74HC354E : • HC/HCT354 - Transparent Data and Select Latches • Buffered Inputs • Three-State Complementary Outputs • Bus Line Driving Capability • Typical Propagation TA = 25oC Delay: VCC = 5V, CL = 15pF, - Data to Output = 18ns • Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs . 15 LSTTL Loads • Wide Operating Temperature Range -55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.5V to 5.5V Operation - .

CD74HC365 : The ’HC365, ’HCT365, and ’HC366 silicon gate CMOS three-state buffers are general purpose highspeed non-inverting and inverting buffers. Device Information PART NUMBER PACKAGE(1) BODY SIZE (NOM) CD54HC365 J (CERDIP, 16) 19.56 x 6.92 mm CD54HC366 J (CERDIP, 16) 19.56 x 6.92 mm CD54HCT365 J (CERDIP, 16) 19.56 x 6.92 mm CD74HC365 N (PDIP, 16) 19.30 x 6.35 mm D (SOIC, 16) 9.90 x 3.90 mm D (SOIC, 16) 9.90 x 3.90 mm D (SOIC, 16) 9.90 x 3.90 mm CD74HC366 N (PDIP, 16) 19.30 x 6.35 mm D (SOIC, 16) 9.90 x 3.90 mm D (SOIC, 16) 9.90 x 3.90 mm CD74HCT365 N (PDIP, 16) 19.30 x 6.35 mm D (SOIC, 16) 9.90 x 3.90 mm D (SOIC, 16) 9.90 x 3.90 mm D (SOIC, 16) 9.90 x 3.90 mm (1) For.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)