DatasheetsPDF.com

bq2018

Benchmarq
Part Number bq2018
Manufacturer Benchmarq
Description Power Minder
Published May 15, 2022
Detailed Description bq2018 Power Minder™ IC Features ➤ Multifunction charge/discharge counter ➤ Resolves signals less than 12.5µV ➤ Intern...
Datasheet PDF File bq2018 PDF File

bq2018
bq2018

Overview
bq2018 Power Minder™ IC Features ➤ Multifunction charge/discharge counter ➤ Resolves signals less than 12.
5µV ➤ Internal offset calibration improves accuracy ➤ 1024 bits of NVRAM configured as 128 x 8 ➤ Internal temperature sensor for self-discharge estimation ➤ Single-wire serial interface ➤ Dual operating modes: - Operating: <80µA - Sleep: <10µA ➤ REG output for low-cost microregulation General Description The bq2018 is a low-cost charge/discharge counter peripheral packaged in an 8-pin TSSOP or SOIC.
It works with an intelligent host controller, providing state-of-charge information for rechargeable batteries.
The bq2018 measures the voltage drop across a low-value series sense resistor between the negative terminal of the battery and the battery pack ground contact.
By using the accumulated counts in the charge, discharge, and self-discharge registers, an intelligent host controller can determine battery state-of-charge information.
To improve accuracy, an offset count register is available.
The system host controller is responsible for the register maintenance by resetting the charge in/out and selfdischarge registers as needed.
The bq2018 also features 128 bytes of NVRAM registers.
The upper 13 bytes of NVRAM contain the capacity monitoring and status information.
The RBI input operates from an external power storage source such as a capacitor or a series cell in the battery pack, providing register nonvolatility for periods when the battery is shorted to ground or when the battery charge state is not sufficient to operate the bq2018.
During this mode, the register backup current is less than 100nA.
Packaged in an 8-pin TSSOP or SOIC, the bq2018 is small enough to fit in the crevice between two Asize cells or within the width of a prismatic cell.
➤ Internal timebase eliminates external components ➤ 8-pin TSSOP or SOIC allows battery pack integration Pin Connections Pin Names REG 1 VCC 2 VSS 3 HDQ 4 REG VCC VSS 8 WAKE 7 SR1 HDQ 6 SR2 ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)