DatasheetsPDF.com

74LS74

Part Number	74LS74
Manufacturer	Motorola
Description	DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
Published	Apr 23, 2005
Detailed Description	SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Sch...
Datasheet	74LS74 PDF File

Overview

SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops.
Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs.
Information at input D is transferred to the Q output on the positive-going edge of the clock pulse.
Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse.
When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.
DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY LOGIC DIAGRAM (Each Fl...

Similar Datasheet

74LS00 Quad 2-Input NAND Gate - Fairchild Semiconductor
74LS00 QUAD 2-INPUT NAND GATE - Motorola
74LS00 QUAD 2-INPUT NAND GATE - ETC
74LS00 Quad 2-Input NAND Gate - ON Semiconductor
74LS01 Quadruple 2-input Positive NAND Gates - Hitachi Semiconductor
74LS01 QUAD 2-INPUT NAND GATE - Motorola
74LS02 Quad 2-Input NOR Gate - Fairchild Semiconductor
74LS02 Quadruple 2-input Positive NOR Gates - Hitachi Semiconductor
74LS03 Quad 2-Input NAND Gates - Fairchild Semiconductor
74LS03 Quadruple 2-input Positive NAND Gates - Hitachi Semiconductor

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)