DatasheetsPDF.com

74F74

Fairchild
Part Number 74F74
Manufacturer Fairchild
Description Dual D-Type Positive Edge-Triggered Flip-Flop
Published May 28, 2005
Detailed Description 74F74 Dual D-Type Positive Edge-Triggered Flip-Flop April 1988 Revised July 1999 74F74 Dual D-Type Positive Edge-Trigg...
Datasheet PDF File 74F74 PDF File

74F74
74F74

Overview
74F74 Dual D-Type Positive Edge-Triggered Flip-Flop April 1988 Revised July 1999 74F74 Dual D-Type Positive Edge-Triggered Flip-Flop General Description The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, Q) outputs.
Information at the input is transferred to the outputs on the positive edge of the clock pulse.
Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse.
After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.
Asynchronous Inputs: LOW input to SD sets Q to HIGH level LOW input to CD sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH Ordering Code: Order Number 74F74SC 74F74SJ 74F74PC Package Number M14A M14D N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.
150 Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.
3mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.
300 Wide Devices also available in Tape and Reel.
Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols Connection Diagram IEEE/IEC © 1999 Fairchild Semiconductor Corporation DS009469 www.
fairchildsemi.
com 74F74 Unit Loading/Fan Out U.
L.
Pin Names D1 , D2 CP1, CP2 CD1, CD2 SD1, SD2 Q1, Q1, Q2, Q2 Data Inputs Clock Pulse Inputs (Active Rising Edge) Direct Clear Inputs (Active LOW) Direct Set Inputs (Active LOW) Outputs Description HIGH/LOW 1.
0/1.
0 1.
0/1.
0 1.
0/3.
0 1.
0/3.
0 50/33.
3 Input IIH/IIL Output IOH/IOL 20 µA/−0.
6 mA 20 µA/−0.
6 mA 20 µA/−1.
8 mA 20 µA/−1.
8 mA −1 mA/20 mA Truth Table Inputs SD L H L H H H H (h) = HIGH Voltage Level L (l) = LOW Voltage Level X = Immaterial Q 0 = Previous Q (Q) before LOW-to-HIGH Clock Transition Lower case letters indicate the st...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)