DatasheetsPDF.com

ADP1753

Analog Devices
Part Number ADP1753
Manufacturer Analog Devices
Description (ADP1752 / ADP1753) 800mA Low-Vin LDO Regulator
Published Jul 26, 2009
Detailed Description www.DataSheet4U.com 0.8 A, Low VIN, Low Dropout Linear Regulator ADP1752/ADP1753 TYPICAL APPLICATION CIRCUITS VIN = 1.8...
Datasheet PDF File ADP1753 PDF File

ADP1753
ADP1753

Overview
www.
DataSheet4U.
com 0.
8 A, Low VIN, Low Dropout Linear Regulator ADP1752/ADP1753 TYPICAL APPLICATION CIRCUITS VIN = 1.
8V 4.
7µF VOUT = 1.
5V 4.
7µF FEATURES Maximum output current: 0.
8 A Input voltage range: 1.
6 V to 3.
6 V Low shutdown current: <2 μA Very low dropout voltage: 70 mV @ 0.
8 A load Initial accuracy: ±1% Accuracy over line, load, and temperature: ±2% 7 fixed output voltage options with soft start 0.
75 V to 2.
5 V (ADP1752) Adjustable output voltage option with soft start 0.
75 V to 3.
0 V (ADP1753) High PSRR 65 dB @ 1 kHz 65 dB @ 10 kHz 54 dB @ 100 kHz 23 μV rms at 0.
75 V output Stable with small 4.
7 μF ceramic output capacitor Excellent load and line transient response Current-limit and thermal overload protection Power-good indicator Logic-controlled enable Reverse current protection 16 VIN 1 VIN 100kΩ 2 VIN 3 VIN 13 14 15 VIN VOUT VOUT VOUT 12 ADP1752 TOP VIEW (Not to Scale) VOUT 11 VOUT 10 SENSE 9 PG 4 EN PG GND SS 7 5 6 NC 8 07718-001 10nF Figure 1.
ADP1752 with Fixed Output Voltage, 1.
5 V VIN = 1.
8V 4.
7µF VOUT = 0.
5V(1 + R1/R2) 4.
7µF 16 VIN 1 VIN 100kΩ 2 VIN 3 VIN 13 14 15 VIN VOUT VOUT VOUT 12 ADP1753 TOP VIEW (Not to Scale) VOUT 11 VOUT 10 ADJ 9 R1 APPLICATIONS Server computers Memory components Telecommunications equipment Network equipment DSP/FPGA/microprocessor supplies Instrumentation equipment/data acquisition systems PG 4 EN PG GND SS 7 5 6 NC 8 10nF R2 Figure 2.
ADP1753 with Adjustable Output Voltage, 0.
75 V to 3.
0 V GENERAL DESCRIPTION The ADP1752/ADP1753 are low dropout (LDO) CMOS linear regulators that operate from 1.
6 V to 3.
6 V and provide up to 800 mA of output current.
These low VIN/VOUT LDOs are ideal for regulation of nanometer FPGA geometries operating from 2.
5 V down to 1.
8 V I/O rails, and for powering core voltages down to 0.
75 V.
Using an advanced proprietary architecture, they provide high power supply rejection ratio (PSRR) and low noise, and achieve excellent line and load transient response with only a ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)