DatasheetsPDF.com
AD9530
Low Jitter Clock Generator
Description
Data Sheet 4 CML Output, Low Jitter Clock Generator with an Integrated 5.4 GHz VCO AD9530 FEATURES Fully integrated, ultralow noise phase-locked loop (PLL) 4 differential, 2.7 GHz common-mode logic (CML) outputs 2 differential reference inputs with programmable internal termination options <232 fs rms absolute jitter (12 kHz to 20 MHz) with a non- ideal re...
Analog Devices
Download AD9530 Datasheet
Similar Datasheet
AD9531
3-Channel Clock Generator
- Analog Devices
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)