95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register 4:4:4, 4:2:2, and DDR output format modes Variable output drive strength Odd/even fie...
AD9980 PDF File
AD9985A
AD9985
AD9984A
AD9983A
AD9981