■ ■ ■ ■ ■ ■ ■ ■
1 GHz Full Power Bandwidth Internal sample-and-hold circuit and precision reference Low power consumption Clock Duty Cycle Stabilizer Single +3.3V supply operation Offset binary or 2's complement output data format Serial LVDS Outputs...
ADC12DS095 PDF File
