• Advanced RISC Architecture, 130 Powerful Instructions, Most Single Clock Cycle
Execution
• JTAG (IEEE Std.1149.1 Compliant) Interface
– Boundary-scan Capabilities According to the JTAG Standard – Extensive On-chip Debug Support • Clock Generator ...
AT76C712 PDF File
