ąą
D Low-Skew Propagation Delay
Specifications for Clock-Driver Applications
D TTL-Compatible Inputs and
CMOS-Compatible Outputs
D Flow-Through Architecture Optimizes
PCB Layout
D Center-Pin VCC and GND Pin
Configurations Minimize High-Speed Switching Noise
D EPIC (Enhanced-Performance Implanted
CMOS) 1-µm Process
D 500-mA Typical Latch-Up Immunity at
125°...
