| Part Number | CDCV855I |
| Manufacturer | Texas Instruments |
| Title | 2.5-V PHASE-LOCK LOOP CLOCK DRIVER |
| Description | The CDCV855 is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, CLK) to four dif... |
| Features |
erential clock input pair (CLK, CLK) to four differential pairs of clock outputs (Y[0:3], Y[0:3]) and one differential pair of feedback clock outputs (FBOUT, FBOUT). When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impeda... |
| File Size | 355.56KB |
| Datasheet |
|
CDCV855 : CDCV855, CDCV855I 2.5-V PHASE-LOCK LOOP CLOCK DRIVER D Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications D Spread Spectrum Clock Compatible D Operating Frequency: 60 MHz to 180 MHz D Low Jitter (cyc–cyc): ±50 ps D Distributes One Differential Clock Input to Four Differential Clock Outputs D Enters Low Power Mode and Three-State Outputs When Input CLK Signal Is Less Than 20 MHz or PWRDWN Is Low D Operates From Dual 2.5-V Supplies D 28-Pin TSSOP Package D Consumes 200-µA Quiescent Current D External Feedback PIN (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks SCAS660A – SEPTEMBER 2001 – REVISED DECEMBER 2002 PW PACKAGE (TOP VIEW) GND 1 Y0.