DatasheetsPDF.com
IDTS3
CMOS Gate Array
Description
,'76 ® Description IDTS3 is a non-inverting, TTL-level Schmitt input buffer piece. Logic Symbol Truth Table IDTS3 QC P PADM D PADM QC LL HH $0,+* PLFURQ &026 *DWH $UUD\ Pin Loading PADM Load 4.90 pF HDL Syntax Verilog .................... IDTS3 inst_IDTS3 (QC, PADM); VHDL...................... inst_IDTS3 : IDTS3 port map (QC, PADM); Power Ch...
AMI
Download IDTS3 Datasheet
Similar Datasheet
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)
